Questions tagged [riscv]
For questions related to RISC-V assembler, compiler specifics and HDL (hardware description language) implementation and use. Note: Questions on hardware implementation will be more appropriate for the electronics engineering site: https://electronics.stackexchange.com
riscv
1,374
questions
1
vote
0
answers
21
views
How to add a simple RISCV intrinsic in LLVM
I have a simple scalar instruction which I added to LLVM, which takes two inputs from GPR and writes the output also to GPR. I can compile C code using inline assembly for the new instruction. I would ...
- 11
0
votes
0
answers
18
views
Latest revyos TH1520 Linux kernel doesn't work on LicheePI 4a
Heyaw,
We have a LicheePi4a board. We are using a linux kernel version that is around 8 months old (when we started the project more or less) which currently works.
Now we tried to update the linux ...
0
votes
2
answers
38
views
JAL- RICSV Architecture
Why immediate[0] is set to zero for jump and link instruction in riscv architecture? What is the main purpose do do that?
I am not sure of whether the JAL is a PC relative instruction and even if it ...
0
votes
0
answers
20
views
Is is possible to Connect one Master port to multiple Slave ports in GEM5?
I am trying to connect a master port of a ram to slave ports of multiple rams in my Python config file:
system.lvsram0.m0_port.connect(system.lvsram0.s0_ports[0])
system.lvsram0.m0_port.connect(system....
- 39
0
votes
0
answers
30
views
format of RISCV instruction encoding in Spike?
In QEMU RISCV instruction sub encoded according to RISCV spec,
where dots represent variable bits, which encode 2 source and 1 destination register indices.
sub 0100000 ..... ..... 000 ..... ...
- 11
1
vote
1
answer
38
views
CH32V003 Auto-wakeup Window Comparison Value Register problem
I've stumbled upon something I can't understand.
The MCU is CH32V003, RISC-V, RV32E model. The compiler is gcc version 8.2.0 (xPack GNU RISC-V Embedded GCC, 64-bit), supplied by manufacturer. The ...
- 1,260
0
votes
2
answers
64
views
RISC V : I don't understand what the GNU assembler does with labels in the .data segment
I am making my own risc V core as a personal project using the RV32I ISA, I am using a Harvard memory architecture meaning I have a program memory that starts at address 0x0 and a separate data memory ...
- 11
0
votes
0
answers
23
views
llama run on qemu-riscv64 with and without vector extension
I want to run llama with and without vector extension on qemu in ubuntu. i have the latest riscv toolchain and qemu. when i run the code
$ qemu-riscv64 -L /path/to/sysroot/ -cpu rv64,v=true,vlen=...
1
vote
1
answer
86
views
RISC-V assembly: global pointer set to a weird value
I am experimenting with RISC-V assembly language on an emulator (qemu64, ubuntu for RISC-V).
Here is a simple program, its function is to convert the instr string to uppercase, outstr is the resulting ...
- 214
0
votes
0
answers
18
views
build the gcc5.4 in riscv, but rising the error that unknown mode 'TF'
I need to use gcc5.4 in riscv cpu.So I have replace the following files, which from this website.
./isl-0.14/config.sub
./mpfr-2.4.2/config.sub
./config.sub
./mpc-0.8.1/config.sub
./libjava/classpath/...
0
votes
0
answers
29
views
what openOCD does to spike while debugging a program with spike?
My initial aim is to understand how debug mode works to design the debug mode of a CPU. I am following the guidelines of the riscv-isa-sim repo to debug a program. The only difference is creating a ...
- 155
1
vote
1
answer
64
views
RVV type for a class member in C++
I would like to use RISC-V vector extension in my C++ application.
I noticed that it is not possible to use RVV types (e.g., "vuint32m1_t") for class members. Compiling with gcc (v13.2.0), I ...
- 33
0
votes
0
answers
32
views
Restoring riscv64 machine using a full backup
I have a cluster of riscv machines (LicheePI 4A) whom I want to back up in case something goes terribly wrong and I need to restore them up from scratch but keeping changes made. I am using a hard ...
0
votes
0
answers
31
views
Cannot stepi into ecall in xv6
I am on the traps lecture of the 2023 version of the course. Following the instructions here tell me that I can stepi into the ecall instruction and see the jump to trapframe.
This does not seem to ...
- 11
0
votes
1
answer
69
views
Writing to qemu RISCV UART using c
I made a helloworld program on RISC-V qemu using the UART using https://popovicu.com/posts/bare-metal-programming-risc-v/ Uros Popovicu's guide in RISC-V assembly. I was wondering how I could write to ...
- 1,256