Job Opening: Software Engineer This role offers an exciting opportunity to contribute to a critical project while working alongside a skilled team. Responsibilities: Design, develop, and maintain software applications using C/C++ with a focus on digital signal processing (DSP) implementations. Analyze and modify existing DSP code for optimal performance. Collaborate with engineers and other team members to ensure successful project execution. Write clear and concise technical documentation. Participate in code reviews and maintain high coding standards. Stay up-to-date on the latest advancements in DSP technologies. Qualifications: Bachelor's degree in Computer Science or a related field from an accredited institution (or). Four (4) years of demonstrably relevant software engineering experience in projects with similar software development processes (to substitute for a bachelor's degree). Proficiency in C/C++ programming language. Strong understanding of digital signal processing (DSP) concepts. Active TS/SCI security clearance with a current polygraph is mandatory. (DoD or IC experience is not required, but clearance must be verifiable). Preferred Skills: Experience with precision synchronous digital sampling and timestamping techniques. Familiarity with high-order angle and amplitude modulation, multiplexed signals, and spread spectrum technology. Background in high-speed digital signal processing systems development for military, aerospace, or intelligence applications.
Cyber Armor Solutions’ Post
More Relevant Posts
-
GREAT OPPORTUNITIES
Do you have a background in radar? If so this week's hot jobs in Greater London are: SYSTEMS ENGINEER SENIOR SYSTEMS ENGINEER PRINCIPAL FPGA DESIGN ENGINEER SENIOR EMBEDDED SOFTWARE ENGINEER SENIOR PRINCIPLE RADAR ENGINEER Please feel free to contact me paul@wildwoodrecruitment.co.uk or share with your network. #radar #systems #engineer #FPGA #embedded #software
To view or add a comment, sign in
-
FSE Rotator @ Analog Devices | Ex-Intern @ Qualcomm | Ex-Intern @ CUBIC | Virginia Tech's ECE alumni | IEEE Member
[ 📖 Interview Study Material from High-Level to Low-Level | Semiconductor Industry | CS & ECE] Source: Blind, me & friends I have recently come across this amazing post on Blind and want to share with everyone. Here's the list of topics to study for your next interview: 1. Software - Memory Map - Compilation Steps - C/C++ basics - Modern C++ / C++ OOPs - Data Structures (including STL Library) - Tree and Graphs - Leetcode 150 interview questions - Algorithms (Searching, Sorting, Sliding Window, Circular Buffer, DP, Kadane's algo, KMP pattern Matching, LRU cache, Boyer-Moore voting, Kruskal's algo, Dijkstra's algo, Topological sort) - Design Principles 2. Embedded: - Endianess (detection and switch) - Bit manipulation (Set, Clear, Check, Switch) - Communication Protocols (UART, I2C, SPI, CAN) - Kalman filter (for sensors) - DFT - C basics - Interrupt functions - From Zero To Main() - Design Patterns (Strategy, Observer, Factory, Abstract, SIngleton, Builder, Prototype, Decorator, Adapter, Facade, Bridge, Template, State, Interpreter, Mediator, Mementor, Visitor) 3. OS: - Linux bootup sequence - Threads and Process - RISC vs CISC architecture - MIPS - Atomic Instructions - Interrupts - Cache - Virtual Memory and TLB - Malloc Implementation - Critical section and locking mechanisms - RTOS vs Linux - Linux System calls - Linux kernel device drivers - Inter Process Communication 4. Networking: - Network devices (repeater, hub, bridge, switch, router) - Network Topologies - OSI Layers - Protocols (TCP, UDP, IP ARP, DHCP, ICMP, HTTP, FTP, SMTP, SSL, TLS) - Journey of a package (what happens when you open browser) - Linux Network Device Drivers - Attacks and vulnerabilities 5. Cellular: - PHY layer, Frame Structure, UL/DL Sync, Chanels, RLC, PDCP, MAC, SDAP, Carrier Aggregation, Beam management, Measurements, DRX, SR/BSR, Reference signals, VONR/VoLTE 6. Digital Electronics: - Diodes, transistors - FLipflops - Logic gates - Karnaugh Graph - Filters - Full Adder/ Half Adder - Multiplexer 7. Misc: - State Machines - Git commands - Linux commands Please feel free to like, comment and repost! 😍
To view or add a comment, sign in
-
FSE Rotator @ Analog Devices | Ex-Intern @ Qualcomm | Ex-Intern @ CUBIC | Virginia Tech's ECE alumni | IEEE Member
Make sure to use your holidays to fresh-up on your knowledge
FSE Rotator @ Analog Devices | Ex-Intern @ Qualcomm | Ex-Intern @ CUBIC | Virginia Tech's ECE alumni | IEEE Member
[ 📖 Interview Study Material from High-Level to Low-Level | Semiconductor Industry | CS & ECE] Source: Blind, me & friends I have recently come across this amazing post on Blind and want to share with everyone. Here's the list of topics to study for your next interview: 1. Software - Memory Map - Compilation Steps - C/C++ basics - Modern C++ / C++ OOPs - Data Structures (including STL Library) - Tree and Graphs - Leetcode 150 interview questions - Algorithms (Searching, Sorting, Sliding Window, Circular Buffer, DP, Kadane's algo, KMP pattern Matching, LRU cache, Boyer-Moore voting, Kruskal's algo, Dijkstra's algo, Topological sort) - Design Principles 2. Embedded: - Endianess (detection and switch) - Bit manipulation (Set, Clear, Check, Switch) - Communication Protocols (UART, I2C, SPI, CAN) - Kalman filter (for sensors) - DFT - C basics - Interrupt functions - From Zero To Main() - Design Patterns (Strategy, Observer, Factory, Abstract, SIngleton, Builder, Prototype, Decorator, Adapter, Facade, Bridge, Template, State, Interpreter, Mediator, Mementor, Visitor) 3. OS: - Linux bootup sequence - Threads and Process - RISC vs CISC architecture - MIPS - Atomic Instructions - Interrupts - Cache - Virtual Memory and TLB - Malloc Implementation - Critical section and locking mechanisms - RTOS vs Linux - Linux System calls - Linux kernel device drivers - Inter Process Communication 4. Networking: - Network devices (repeater, hub, bridge, switch, router) - Network Topologies - OSI Layers - Protocols (TCP, UDP, IP ARP, DHCP, ICMP, HTTP, FTP, SMTP, SSL, TLS) - Journey of a package (what happens when you open browser) - Linux Network Device Drivers - Attacks and vulnerabilities 5. Cellular: - PHY layer, Frame Structure, UL/DL Sync, Chanels, RLC, PDCP, MAC, SDAP, Carrier Aggregation, Beam management, Measurements, DRX, SR/BSR, Reference signals, VONR/VoLTE 6. Digital Electronics: - Diodes, transistors - FLipflops - Logic gates - Karnaugh Graph - Filters - Full Adder/ Half Adder - Multiplexer 7. Misc: - State Machines - Git commands - Linux commands Please feel free to like, comment and repost! 😍
To view or add a comment, sign in
-
4K+@Linkedln || Senior Physical Design Engineer || SoC Engineer || RTL2GDS || CTS || STA || DRC || PV || VLSI professional with 7+ years of industry experience|| Semiconductor guide || EMIR || Full Chip Signoff ||
Hi LinkedIn Tribe😎, My team in#TESSOLVE#bangalore/Hyderbad looking for candidates with an experience of 2.5-12 yrs. 🚀#Physical Design (PD) 🚀#STA Engineer 🚀 #Physical Verification(PV) 🕑 Notice period: Immediate joiner Candidates share your resume to soundar.selvanagarajan@tessolve.com ✅ 🏅 How to Fix a Setup Violation 🏅 ⛹♀️ Multi-Cycle Path (MCP) 🚰This method has some similarities to pipelining. Similarly, we will let the combinational path finish in multiple cycles. 🚰The difference is we won’t add pipeline registers. Instead, we will capture the data at another capture clock edge This can be done in 2 ways: 🚰Use a control circuit to mask the 1st capture edge and allow another one. 🚰 Use a divided clock for the capture FF as shown in the diagram below
To view or add a comment, sign in
-
-
My Arteris colleague Insaf Meliane wrote a great article on "Navigating the Hardware-Software Interface in Chip Design." Register-transfer-level (RTL) verification is a critical component of successful chip design and Insaf describes how to design the hardware-software interface, how to deal with "bytes enables" in RTL verification and how to automate the HSI design process across the entire dev team. "The hardware-software interface (HSI) holds an important role in chip design, bridging the physical hardware and its software counterpart. It provides integration and performance optimization in complex system-on-chip (SoC) designs. However, issues can still arise with compatibility, timing, synchronization, testing, debugging, performance optimization, reliability, and power management. Hardware and software engineers seek to balance HSI challenges and requirements. Engineering groups have differing terminologies, though, adding another level of complexity to the project. Consequently, each group of engineers has their own unique areas of concern." Also, you can find more on the never-aging topic in "System-on-Chip Integration Complexity And Hardware/Software Contracts" at https://bit.ly/3QkzrF5. #Arteris #SoCIntegrationAutomation #SystemOnChip #Semiconductor https://bit.ly/3vY5Z0R
To view or add a comment, sign in
-
🚀 Let's Dive into Verification!! 🚀 🤔 What is the difference between a reg, wire and logic data type in SystemVerilog? #vlsi #verification #semiconductors #verilog #systemverilog #asic #electronics #designverification #interviewpreparation #staytuned 📚
To view or add a comment, sign in
-
-
📢 The second instalment of our #InsideQuantumDice blog series is here! 👋 Meet Senior Electronics Engineer, Hamid Reza Tanhaei, who plays an important role in our Tech team at the intersection of hardware and software. Read the blog to discover: ➡️ How his father’s repair shop planted the seed for a career in electronics engineering ➡️ Why he has a particular interest in FPGA development ➡️ How he works to bridge the gap between hardware and software https://buff.ly/3YDQdTo #Blog #Quantum #QuantumTechnology #Engineering #ElectronicsEngineering #Hardware #Software #Careers #QuantumTechnologies
Inside Quantum Dice: Bridging the Gap Between Hardware and Software with Hamid Tanhaei - Quantum Dice
https://www.quantum-dice.com
To view or add a comment, sign in
-
As a leading training provider of SoC Design and Verification courses, Doulos understands the skills needed to become a subject-matter expert in Formal Verification. We are pleased to expand our Formal portfolio by introducing the NEW Doulos Advanced Formal Verification course that will equip you to tackle complex verification challenges, by taking full advantage of formal verification on your engineering projects. This is the follow-on course to Essential Formal Verification. Advanced Formal Verification covers: How Formal Works • Formal Modeling • Nondeterminism • Abstractions and Reductions • Abstract Modeling • Constraining Formal • Formal Equivalency Find out more: https://lnkd.in/e9ThTd3g #DoulosTraining #FormalVerification
Advanced Formal Verification ONLINE
doulos.com
To view or add a comment, sign in
-
Venturing into the world of FPGA design is akin to delving into a universe where the complexity and versatility are as vast as the constellations. Each aspect of development, from writing robust UVM test benches that uncover the smallest flaws to architecting SoC systems that perfectly balance power and performance, is a meticulous dance of engineering prowess. Mastering C for logic control, embracing SystemVerilog for its modeling capabilities, and leveraging DSP implementations to design algorithms that push the boundaries of speed and efficiency are just the beginning. Vivado becomes not just a tool, but a canvas, where the synthesis of HDL code transforms into high-performance, low-latency solutions. We orchestrate multi-board systems, ensuring signals flow unimpeded through meticulously designed filters. IP core integration isn’t just about functionality; it’s about creating synergy between custom instruction sets and the bespoke architectures they empower. Radiation-hardened FPGAs aren’t merely components; they are fortresses, safeguarding data integrity against cosmic interferences. With Embedded Linux, we carve out realms where control and customization reign supreme, optimizing high-speed data acquisition that can keep pace with the most demanding of applications. Our realm is one of perpetual motion, where machine learning acceleration meets high-level MATLAB modeling, and custom SoC designs are as much art as they are engineering. We optimize not just for performance, but for the harmony of audio and video processing that can turn data into experiences. From ensuring signal integrity in the maelstrom of high-speed designs to mastering the nuances of RTOS for FPGA, our craft is exhaustive. Yet, the true linchpin of our endeavor lies within continuous learning—the eternal quest for knowledge that keeps our blades sharp in the ever-evolving tech landscape. To those outside our world, it may seem like a labyrinth of jargon and technicalities. Yet, for us, it’s an adventure—a challenge that we meet with a grin, a swig of coffee, and the knowledge that with each line of code, each debugged signal, we’re not just building systems; we're architecting the future. In the end, FPGA expertise isn't just about knowing the right commands. It's about envisioning a world transformed by technology and having the skills, creativity, and tenacity to build it. Let's continue this remarkable journey with joy, a zest for challenges, and an unwavering commitment to innovation. #FPGAWizardry #EngineeringExcellence #InnovationJourney 😊🚀🔧
“Why is it hard to be an FPGA Expert?”, I asked myself. Then, my coworkers said: "Well, it is not so hard." You just need to know some of their job: 1. C 2. IP 3. C++ 4. DSP 5. UVM 6. FPGA 7. Cocotb 8. Simulation 9. Verification 10. RTL Design 11. Vivado Tool 12. Filter Design 13. Co-simulation 14. VHDL Coding 15. SystemVerilog 16. Timing Analysis 17. FPGA Synthesis 18. JTAG Debugging 19. Hardware Testing 20. Video Processing 21. IP Core Licensing 22. Code Optimization 23. IP Core Integration 24. Parallel Processing 25. Power Optimization 26. FFT Implementation 27. Multi-Board Systems 28. High-Level Synthesis 29. Bitstream Generation 30. Networking Protocols 31. RF Signal Processing 32. DSP Implementations 33. Testing and Debugging 34. Firmware Development 35. Algorithm Development 36. Edge AI Implementations 37. FPGA Security Measures 38. Communication Protocols 39. Debugging FPGA Designs 40. FPGA Synthesis Strategies 41. Radiation Hardened FPGAs 42. Real-time Signal Processing 43. Embedded Linux for FPGAs 44. High-Speed Data Acquisition 45. Image and Video Processing 46. Finite State Machine Designs 47. High-Performance Computing 48. Audio and Speech Processing 49. Hardware/Software Co-Design 50. Intellectual Property Protection 51. System-on-Chip (SoC) Design 52. Machine Learning Acceleration 53. High-level Modeling in MATLAB 54. FPGA Architecture Optimization 55. Embedded Systems Integration 56. Power Efficiency Considerations 57. Communication Interface Design 58. Clock Domain Crossing Solutions 59. Custom Instruction Set Architecture 60. Custom Instruction Set Architectures 61. Parallel Processing Implementations 62. Performance Optimization Techniques 63. Signal Integrity in High-Speed Designs 64. Real-world Deployment Considerations 65. High-Speed PCB Layout Considerations 66. AMD/Xilinx and Altera/Intel FPGA Expertise 67. Real-Time Operating Systems (RTOS) for FPGA 68. Continuous Learning ;)
To view or add a comment, sign in
Sr Cloud DevOps Engineer
2moakankshaalishetty9999@gmail.com