Skip to content
View eligrey's full-sized avatar
:octocat:
:octocat:

Organizations

@PratchettLovesYou @oftn-oswg @hashElliottcable @GitHubBounty @transcend-io
Block or Report

Block or report eligrey

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,580 393 Updated Jul 5, 2024

OpenXuantie - OpenC910 Core

Verilog 1,110 293 Updated Jun 28, 2024

Verilog PCI express components

Verilog 1,035 275 Updated Apr 26, 2024

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Verilog 738 166 Updated Jul 12, 2024

High throughput JPEG decoder in Verilog for FPGA

Verilog 199 39 Updated Mar 5, 2022

a low pin count sniffer for icestick

Verilog 86 12 Updated Mar 14, 2019

A Sound Blaster compatible sound card for Micro Channel bus computers

Verilog 51 6 Updated Apr 30, 2022